# Lab 4: From Boolean Equation to Silicon

Brittany Duffy Partner: Jingxuan Sun EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 2/14/13

# Introduction

During this lab, I implemented a three input NAND gate as well as a given Boolean function. First, we created a layout design using parameterized cells (pcells) to make an inverter. We then went through the full design flow of the three input NAND gate. Afterwards, we implemented a prearranged Boolean function with given area and pin constraints.

#### Pre-Lab

Please see the attached pre-lab on the next page.

### **Procedure**

- 1. Layout of an inverter using pcells
  - a. Click on Create  $\rightarrow$  Instance and select NCSU\_Techlib\_ami06
  - b. Choose nmos and pmos in the cell
  - c. Edit the width and length to desired values
  - d. Complete the inverter layout using pcells
  - e. Passes the LVS
- 2. Layout of a logic function
  - a. Using pcell to create the 3-input NAND gate
  - b. Build the NAND gate in schematic view, create symbol for it, and build it in Layout view. Make sure it passed the LVS
  - c. Using NAND gate and NOT gate to build the logic function in schematic view and build it in Layout view. Make sure it passed the LVS.
  - d. Make a symbol for the logic function
  - e. Make and check the test-bench to ensure proper functionality

### **Results & Analysis**

# Part 1: Layout of an inverter using pcells

Below you will find images of the inverter schematic, layout, and LVS Test. In figure 3, you can see that the net-lists have matched, and the LVS test passed.



Figure 1: Inverter Schematic



Figure 2: Inverter Layout

oop moo proo imooi pmooi			
The net-lists match.			
un-matched rewired size errors pruned active total	0 0	Layout schematic instances 0 0 0 0 0 30 3 30 3	) 30 30
un-matched merged pruned active total	0	nets 0 0 0 0 20 2 20 2	) 20 20
un-matched matched but different type total	0	terminals 0 0 ( 6 (	)

Figure 3: Net-lists match & LVS test passed

# Part 2: Layout of logic function

#### Part 2.1: 3-Input NAND/NOR Gate

For this lab, I implemented a 3-input NAND gate while my partner chose to create the 3-input nor gate. The figures below show the schematic view, the layout, symbol, test bench, and test bench response of the 3-input NAND gate. In figure 6, you can see the LVS test was successful.



Figure 4: 3-Input NAND Gate Schematic



Figure 5: 3-Input NAND Gate Layout

The net-lists match.

		layout schema	tic
		instance	38
un-natched	U	0	0
size errors	0	ň	0
pruned	-	ŏ	0
active		6	6
total		6	6
		neto	
un-natched	0	0 10000	
merged		0	0
pruned		0	0
active		8	8
COLAT		8	8
		terminal	
un-natched	0	0	
matched but			
different type		0	0
TOTOT		b	ь

Figure 6: Net-lists match & LSV test passed



Figure 7: 3-Input NAND Gate Symbol



Figure 8: 3-Input NAND Gate Test Bench



Figure 9: 3-Input NAND Test Bench Response

Analysis: The simulation result is consistent with the truth table found in the pre-lab.

#### Part 2.2: Boolean Function

In this section, I implemented the Boolean function: Using NAND and NOT gate to represent:  $F = \overline{ABC} + A\overline{BC} + A\overline{BC}$  $F = \overline{\overline{ABC}} * \overline{A\overline{BC}} * \overline{\overline{ABC}} * \overline{\overline{ABC}}$ 

Use the inverter from Part 1 and the NAND gate from Part 2.1, I created the above Boolean function with the entire design flow (schematic, layout, LVS, symbol, test bench). Below you will find all images gathered. Figure 13 shows that the net-lists match and the LVS was successful.

# **GET SCHATICCCC Figure 10: Boolean Function Schematic**



Figure 11: Boolean Function Layout



Figure 12: LVS job successful







Figure 14: Boolean Function Test Bench



Figure 15: Boolean Function Test Bench Response

Analysis: The simulation result is consistent with the truth table found in the pre-lab.

#### Conclusion

During this lab, we have learned how to use the pcell to create the layout. This is a handy way to use a NMOS and PMOS. Setting the width and length of the channel for MOS is the only aspect needed to be done for the pcell. When drawing the layout for the logic function, it should become habit to check and save the implementations; you never know when Cadence will crash. Also, the design ruler and the DRC check are very important. Patience and precision were the key factors in success during this laboratory.